

www.jpinfotech.org (0)9952649690 Chennai Office : JP INFOTECH, Old No.31, New No. 86, 1st Floor , 1st Avenue , Ashok

Pillar, Chennai-83.

Landmark: Next to Kotak Mahendra Bank.

Pondicherry Office : JP INFOTECH , #45 , Kamaraj Salai, Thattanchavady, Puducherry

Landmark: Next to VVP Nagar Arch.

jpinfotechprojects@gmail.com

#### 2016 - 2017 VLSI IEEE FINAL YEAR Projects @ JP iNFOTeCH

s.NO	Project Code	IEEE 2016-17 VLSI Project Titles	Domain	Lang/Year
1	JPV1601	A Fully Digital Front-End Architecture for ECG Acquisition System With 0.5 V Supply	LOW POWER	VLSI/2016
2	JPV1602	Low-Cost High-Performance VLSI Architecture for Montgomery  Modular Multiplication	LOW POWER	VLSI/2016
3	JPV1603	RF Power Gating: A Low-Power Technique for Adaptive Radios	LOW POWER	VLSI/2016
4	JPV1604	Low-Power ECG-Based Processor for Predicting Ventricular Arrhythmia	LOW POWER	VLSI/2016
5	JPV1605	A New Parallel VLSI Architecture for Real-Time Electrical Capacitance Tomography	LOW POWER	VLSI/2016
6	JPV1606	Low-Power FPGA Design Using Memoization-Based Approximate Computing	LOW POWER	VLSI/2016
7	JPV1607	Low-Power Split-Radix FFT Processors Using Radix-2 Butterfly Units	LOW POWER	VLSI/2016
8	JPV1608	A High-Speed FPGA Implementation of an RSD-Based ECC Processor	HIGH SPEED DATA TRANSMISSION	VLSI/2016
9	JPV1609	High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels	HIGH SPEED DATA TRANSMISSION	VLSI/2016
10	JPV1610	A 0.52/1 V Fast Lock-in ADPLL for Supporting Dynamic Voltage and Frequency Scaling	HIGH SPEED DATA TRANSMISSION	VLSI/2016
11	JPV1611	Code Compression for Embedded Systems Using Separated	HIGH SPEED DATA	VLSI/2016



# www.jpinfotech.org (0)9952649690

Chennai Office: JP INFOTECH, Old No.31, New No. 86, 1st Floor, 1st Avenue, Ashok

Pillar, Chennai-83.

Landmark: Next to Kotak Mahendra Bank.

Pondicherry Office : JP INFOTECH , #45 , Kamaraj Salai, Thattanchavady, Puducherry

Landmark: Next to VVP Nagar Arch.

		Distinuevias	TDANICNAICCION	
		Dictionaries	TRANSMISSION	
12	JPV1612	A Dynamically Reconfigurable Multi-ASIP Architecture for Multi- standard and Multimode Turbo Decoding	HIGH SPEED DATA TRANSMISSION	VLSI/2016
13	JPV1613	Design and Implementation of High-Speed All-Pass Transformation-Based Variable Digital Filters by Breaking the Dependence of Operating Frequency on Filter Order	HIGH SPEED DATA TRANSMISSION	VLSI/2016
14	JPV1614	A Mixed-Decimation MDF Architecture for Radix-2 <sup>K</sup> Parallel FFT	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
15	JPV1615	Algorithm and Architecture of Configurable Joint Detection and Decoding for MIMO Wireless Communications With Convolution Codes	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
16	JPV1616	One-Cycle Correction of Timing Errors in Pipelines With Standard Clocked Elements	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
17	JPV1617	Hardware and Energy-Efficient Stochastic LU Decomposition Scheme for MIMO Receivers	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
18	JPV1618	Hybrid LUT/Multiplexer FPGA Logic Architectures	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
19	JPV1619	A 520k (18 900, 17 010) Array Dispersion LDPC Decoder Architectures for NAND-Flash Memory	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
20	JPV1620	Implementing Minimum-Energy-Point Systems With Adaptive Logic	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016





# www.jpinfotech.org (0)9952649690

Chennai Office: JP INFOTECH, Old No.31, New No. 86, 1st Floor, 1st Avenue, Ashok

Pillar, Chennai-83.

Landmark: Next to Kotak Mahendra Bank.

Pondicherry Office : JP INFOTECH , #45 , Kamaraj Salai, Thattanchavady, Puducherry

Landmark: Next to VVP Nagar Arch.

21	JPV1621	High-Performance Pipelined Architecture of Elliptic Curve Scalar Multiplication Over GF(2 <sup>m</sup> )	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
22	JPV1622	High-Performance NB-LDPC Decoder With Reduction of Message Exchange	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
23	JPV1623	LUT Optimization for Distributed Arithmetic-Based Block Least Mean Square Adaptive Filter	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
24	JPV1624	Graph-Based Transistor Network Generation Method for Supergate Design	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
25	JPV1625	Flexible DSP Accelerator Architecture Exploiting Carry-Save Arithmetic	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
26	JPV1626	A Cellular Network Architecture With Polynomial Weight Functions	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
27	JPV1627	A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
28	JPV1628	Fault Tolerant Parallel FFTs Using Error Correction Codes and Parseval Checks	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
29	JPV1629	Exploiting Intracell Bit-Error Characteristics to Improve Min-Sum LDPC Decoding for MLC NAND Flash-Based Storage in Mobile Device	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
30	JPV1630	Unequal-Error-Protection Error Correction Codes for the	AREA EFFICIENT/ TIMING & DELAY	VLSI/2016



# www.jpinfotech.org (0)9952649690

Chennai Office : JP INFOTECH, Old No.31, New No. 86, 1st Floor , 1st Avenue , Ashok

Pillar, Chennai-83.

Landmark: Next to Kotak Mahendra Bank.

Pondicherry Office : JP INFOTECH , #45 , Kamaraj Salai, Thattanchavady, Puducherry

Landmark: Next to VVP Nagar Arch.

				-
		Embedded Memories in Digital Signal Processors	REDUCTION	
31	JPV1631	A High Throughput List Decoder Architecture for Polar Codes	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
32	JPV1632	A Normal I/O Order Radix-2 FFT Architecture to Process Twin  Data Streams for MIMO	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
33	JPV1633	Design and FPGA Implementation of a Reconfigurable 1024- Channel Channelization Architecture for SDR Application	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
34	JPV1634	Input-Based Dynamic Reconfiguration of Approximate Arithmetic Units for Video Encoding	Audio, Image and Video Processing	VLSI/2016
35	JPV1635	A Configurable Parallel Hardware Architecture for Efficient Integral Histogram Image Computing	Audio, Image and Video Processing	VLSI/2016
36	JPV1636	A New Binary-Halved Clustering Method and ERT Processor for ASSR System	Audio, Image and Video Processing	VLSI/2016
37	JPV1637	The VLSI Architecture of a Highly Efficient De-blocking Filter for HEVC Systems	Audio, Image and Video Processing	VLSI/2016
38	JPV1638	Low-Power System for Detection of Symptomatic Patterns in Audio Biological Signals	Audio, Image and Video Processing	VLSI/2016
39	JPV1639	In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers	NETWORKING	VLSI/2016
40	JPV1640	Source Code Error Detection in High-Level Synthesis Functional Verification	VERIFICATION	VLSI/2016
41	JPV1641	A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell	TANNER /MICROWIND – (AREA EFFICEINT)	VLSI/2016





### www.jpinfotech.org (0)9952649690

Chennai Office : JP INFOTECH, Old No.31, New No. 86, 1st Floor , 1st Avenue , Ashok

Pillar, Chennai-83.

Landmark: Next to Kotak Mahendra Bank.

Pondicherry Office : JP INFOTECH , #45 , Kamaraj Salai, Thattanchavady, Puducherry

Landmark: Next to VVP Nagar Arch.

_				-
42	JPV1642	OTA-Based Logarithmic Circuit for Arbitrary Input Signal and Its Application	TANNER /MICROWIND – (AREA EFFICEINT)	VLSI/2016
43	JPV1643	A Robust Energy/Area-Efficient Forwarded-Clock Receiver With All-Digital Clock and Data Recovery in 28-nm CMOS for High- Density Interconnects	TANNER /MICROWIND – (AREA EFFICEINT)	VLSI/2016
44	JPV1644	Full-Swing Local Bitline SRAM Architecture Based on the 22-nm FinFET Technology for Low-Voltage Operation	TANNER /MICROWIND – (AREA EFFICEINT)	VLSI/2016
45	JPV1645	A 0.1–3.5-GHz Duty-Cycle Measurement and Correction Technique in 130-nm CMOS	TANNER /MICROWIND - (AREA EFFICEINT)	VLSI/2016
46	JPV1646	A Low-Power Robust Easily Cascaded PentaMTJ-Based Combinational and Sequential Circuits	TANNER /MICROWIND – (LOW POWER)	VLSI/2016
47	JPV1647	Low-Power Variation-Tolerant Nonvolatile Lookup Table Design	TANNER /MICROWIND – (LOW POWER)	VLSI/2016
48	JPV1648	Low-Energy Power-ON-Reset Circuit for Dual Supply SRAM	TANNER /MICROWIND – (LOW POWER)	VLSI/2016
49	JPV1649	Frequency-Boost Jitter Reduction for Voltage-Controlled Ring Oscillators	TANNER /MICROWIND – (LOW POWER)	VLSI/2016
50	JPV1650	High-Speed, Low-Power, and Highly Reliable Frequency Multiplier for DLL-Based Clock Generator	TANNER /MICROWIND – (LOW POWER)	VLSI/2016
51	JPV1651	A Systematic Design Methodology of Asynchronous SAR ADCs	TANNER /MICROWIND – (AREA EFFICEINT)	VLSI/2016
52	JPV1652	Read Bit line Sensing and Fast Local Write-Back Techniques in Hierarchical Bitline Architecture for Ultralow-Voltage SRAMs	TANNER /MICROWIND – (AREA EFFICEINT)	VLSI/2016
53	JPV1653	Online Measurement of Degradation Due to Bias Temperature Instability in SRAMs	TANNER /MICROWIND – (AREA EFFICEINT)	VLSI/2016





# www.jpinfotech.org (0)9952649690

Chennai Office: JP INFOTECH, Old No.31, New No. 86, 1st Floor, 1st Avenue, Ashok

Pillar, Chennai-83.

Landmark: Next to Kotak Mahendra Bank.

Pondicherry Office : JP INFOTECH , #45 , Kamaraj Salai, Thattanchavady, Puducherry

Landmark: Next to VVP Nagar Arch.

54	JPV1654	Incorporating Process Variations Into SRAM Electromigration Reliability Assessment Using Atomic Flux Divergence	TANNER /MICROWIND – (AREA EFFICEINT)	VLSI/2016
55	JPV1655	EMDBAM: A Low-Power Dual Bit Associative Memory with Match Error and Mask Control	TANNER /MICROWIND – (LOW POWER)	VLSI/2016
56	JPV1656	A Single-Stage Low-Dropout Regulator With a Wide Dynamic Range for Generic Applications	TANNER /MICROWIND – (LOW POWER)	VLSI/2016
57	JPV1657	Glitch Energy Reduction and SFDR Enhancement Techniques for Low-Power Binary-Weighted Current-Steering DAC	TANNER /MICROWIND – (LOW POWER)	VLSI/2016
58	JPV1658	Integrated Floating-Gate Programming Environment for System- Level ICs	TANNER /MICROWIND – (AREA EFFICEINT)	VLSI/2016
59	JPV1659	Design of Silicon Photonic Interconnect ICs in 65-nm CMOS Technology	TANNER /MICROWIND – (LOW POWER)	VLSI/2016
60	JPV1660	Test Escapes of Stuck-Open Faults Caused by Parasitic Capacitances and Leakage Currents	TANNER /MICROWIND – (LOW POWER)	VLSI/2016
61	JPV1661	Statistical Framework and Built-In Self Speed-Binning System for Speed Binning Using On-Chip Ring Oscillators	HIGH SPEED DATA TRANSMISSION	VLSI/2016
62	JPV1662	A Low-Power Broad-Bandwidth Noise Cancellation VLSI Circuit Design for In-Ear Headphones	HIGH SPEED DATA TRANSMISSION	VLSI/2016
63	JPV1663	A 3-D CPU-FPGA-DRAM Hybrid Architecture for Low-Power Computation	LOW POWER	VLSI/2016
64	JPV1664	Low-Power/Cost RNS Comparison via Partitioning the Dynamic Range	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
65	JPV1665	Design of a Network of Digital Sensor Macros for Extracting Power Supply Noise Profile in SoCs	LOW POWER	VLSI/2016





www.jpinfotech.org (0)9952649690

Chennai Office : JP INFOTECH, Old No.31, New No. 86, 1st Floor , 1st Avenue , Ashok

Pillar, Chennai-83.

Landmark: Next to Kotak Mahendra Bank.

Pondicherry Office : JP INFOTECH , #45 , Kamaraj Salai, Thattanchavady, Puducherry

Landmark: Next to VVP Nagar Arch.

			AREA EFFICIENT/	
66		Understanding the Relation Between the Performance and	TIMING & DELAY	VLSI/2016
	JPV1666	Reliability of NAND Flash/SCM Hybrid Solid-State Drive	REDUCTION	
67		FCUDA-NoC : A Scalable and Efficient Network-on-Chip	NETWORKING	VLSI/2016
	JPV1667	Implementation for the CUDA-to-FPGA Flow		
			AREA EFFICIENT/	
68		Optimized Built-In Self-Repair for Multiple Memories	TIMING & DELAY	VLSI/2016
	JPV1668	·	REDUCTION	
69		Measuring Improvement When Using HUB Formats to Implement	AREA EFFICIENT/	VII.51/2045
69		Floating-Point Systems Under Round-to-Nearest	TIMING & DELAY	VLSI/2016
	JPV1669		REDUCTION	
70		Flexible ECC Management for Low-Cost Transient Error		VII.51/204.6
70	JPV1670	Protection of Last-Level Caches	LOW POWER	VLSI/2016
71		Source Coding and Preemphasis for Double-Edged Pulse width	HIGH SPEED DATA	VLSI/2016
	JPV1671	Modulation Serial Communication	TRANSMISSION	
			AREA EFFICIENT/	
72		A High-Throughput Hardware Design of a One-Dimensional SPIHT	TIMING & DELAY	VLSI/2016
	JPV1672	Algorithm	REDUCTION	
73		Natural or Chief or Tarka Davids	AREA EFFICIENT/	VLSI/2016
,3	JPV1673	Network-on-Chip for Turbo Decoders	TIMING & DELAY	VL31/2010
	JPV16/3		REDUCTION	
		Fuhanced Ween Date Leveling for DDAM Lifetime Leveling	AREA EFFICIENT/	
74		Enhanced Wear-Rate Leveling for PRAM Lifetime Improvement	TIMING & DELAY	VLSI/2016
	JPV1674	Considering Process Variation	REDUCTION	
			ADEA FEELCHENT!	
75		Speculative Look ahead for Energy-Efficient Microprocessors	AREA EFFICIENT/ TIMING & DELAY	VLSI/2016
	JPV1675	Speculative Look allead for Energy-Efficient whicroprocessors	REDUCTION	123., 2023
	3. 010/3		KEDOCHON	





# www.jpinfotech.org (0)9952649690

Chennai Office : JP INFOTECH, Old No.31, New No. 86, 1st Floor , 1st Avenue , Ashok

Pillar, Chennai-83.

Landmark: Next to Kotak Mahendra Bank.

Pondicherry Office : JP INFOTECH , #45 , Kamaraj Salai, Thattanchavady, Puducherry

Landmark: Next to VVP Nagar Arch.

76	JPV1676	A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation	NETWORKING	VLSI/2016
77	JPV1677	Efficient Dynamic Virtual Channel Organization and Architecture for NoC Systems	NETWORKING	VLSI/2016
78	JPV1678	Efficient Synchronization for Distributed Embedded Multiprocessors	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
79	JPV1679	NAND Flash Memory With Multiple Page Sizes for High- Performance Storage Devices	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
80	JPV1680	A Performance Degradation Tolerable Cache Design by Exploiting Memory Hierarchies	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
81	JPV1681	Knowledge-Based Neural Network Model for FPGA Logical Architecture Development	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
82	JPV1682	Energy-Efficient Floating-Point MFCC Extraction Architecture for Speech Recognition Systems	Audio, Image and Video Processing	VLSI/2016
83	JPV1683	A New Optimal Algorithm for Energy Saving in Embedded System With Multiple Sleep Modes	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
84	JPV1684	A Fast Fault-Tolerant Architecture for Sauvola Local Image Thresholding Algorithm Using Stochastic Computing	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
85	JPV1685	Efficiency Enablers of Lightweight SDR for MIMO Baseband Processing	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016





### www.jpinfotech.org (0)9952649690

Chennai Office: JP INFOTECH, Old No.31, New No. 86, 1st Floor, 1st Avenue, Ashok

Pillar, Chennai-83.

Landmark: Next to Kotak Mahendra Bank.

Pondicherry Office : JP INFOTECH , #45 , Kamaraj Salai, Thattanchavady, Puducherry

Landmark: Next to VVP Nagar Arch.

86	JPV1686	A Novel Quantum-Dot Cellular Automata X-bit ×32-bit SRAM	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
87	JPV1687	GPU-Accelerated Parallel Sparse LU Factorization Method for Fast Circuit Analysis	HIGH SPEED DATA TRANSMISSION	VLSI/2016
88	JPV1688	Ultralow-Energy Variation-Aware Design: Adder Architecture Study	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
89	JPV1689	An All-Digital Approach to Supply Noise Cancellation in Digital Phase-Locked Loop	HIGH SPEED DATA TRANSMISSION	VLSI/2016
90	JPV1690	Write Buffer-Oriented Energy Reduction in the L1 Data Cache for Embedded Systems	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
91	JPV1691	Process Variation Delay and Congestion Aware Routing Algorithm for Asynchronous NoC Design	NETWORKING	VLSI/2016
92	JPV1692	Toward Solving Multichannel RF-SoC Integration Issues Through Digital Fractional Division	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
93	JPV1693	Error Resilient and Energy Efficient MRF Message-Passing-Based Stereo Matching	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
94	JPV1694	Floating-Point Butterfly Architecture Based on Binary Signed- Digit Representation	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
95	JPV1695	On Efficient Retiming of Fixed-Point Circuits	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016





# www.jpinfotech.org (0)9952649690

Chennai Office: JP INFOTECH, Old No.31, New No. 86, 1st Floor, 1st Avenue, Ashok Pillar, Chennai-83.

Landmark : Next to Kotak Mahendra Bank.

Pondicherry Office : JP INFOTECH , #45 , Kamaraj Salai, Thattanchavady, Puducherry

Landmark: Next to VVP Nagar Arch.

96	JPV1696	A Fast-Acquisition All-Digital Delay-Locked Loop Using a Starting- Bit Prediction Algorithm for the Successive-Approximation Register	HIGH SPEED DATA TRANSMISSION	VLSI/2016
97	JPV1697	Design of Modified Second-Order Frequency Transformations Based Variable Digital Filters With Large Cutoff Frequency Range and Improved Transition Band Characteristics	HIGH SPEED DATA TRANSMISSION	VLSI/2016
98	JPV1698	Fixed-Point Computing Element Design for Transcendental Functions and Primary Operations in Speech Processing	Audio, Image and Video Processing	VLSI/2016
99	JPV1699	Trigger-Centric Loop Mapping on CGRAs	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
100	JPV16100	Area-Aware Cache Update Trackers for Post silicon Validation	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
101	JPV16101	PEVA: A Page Endurance Variance Aware Strategy for the Lifetime Extension of NAND Flash	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
102	JPV16102	Memory-Aware Loop Mapping on Coarse-Grained Reconfigurable Architectures	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
103	JPV16103	A New CDMA Encoding/Decoding Method for on-Chip Communication Network	NETWORKING	VLSI/2016
104	JPV16104	An Efficient Single and Double-Adjacent Error Correcting Parallel Decoder for the (24,12) Extended Golay Code	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016
105	JPV16105	Concept, Design, and Implementation of Reconfigurable CORDIC	AREA EFFICIENT/ TIMING & DELAY REDUCTION	VLSI/2016





www.jpinfotech.org (0)9952649690

Chennai Office : JP INFOTECH, Old No.31, New No. 86, 1st Floor , 1st Avenue , Ashok

Pillar, Chennai-83.

Landmark: Next to Kotak Mahendra Bank.

Pondicherry Office : JP INFOTECH , #45 , Kamaraj Salai, Thattanchavady, Puducherry

Landmark: Next to VVP Nagar Arch.

jpinfotechprojects@gmail.com

106	JPV16106	Power Efficient Level Shifter for 16 nm FinFET Near Threshold Circuits	TANNER /MICROWIND – (LOW POWER)	VLSI/2016
107	JPV16107	PROCEED: A Pareto Optimization-Based Circuit-Level Evaluator for Emerging Devices	TANNER /MICROWIND - (AREA EFFICEINT)	VLSI/2016
108	JPV16108	Design of a CMOS System-on-Chip for Passive, Near-Field Ultrasonic Energy Harvesting and Back-Telemetry	TANNER /MICROWIND – (AREA EFFICEINT)	VLSI/2016
109	JPV16109	A Fast-Transient Wide-Voltage-Range Digital-Controlled Buck Converter With Cycle-Controlled DPWM	TANNER /MICROWIND – (AREA EFFICEINT)	VLSI/2016
110	JPV16110	Designing Tunable Subthreshold Logic Circuits Using Adaptive Feedback Equalization	TANNER /MICROWIND – (AREA EFFICEINT)	VLSI/2016
111	JPV16111	Dual-Calibration Technique for Improving Static Linearity of Thermometer DACs for I/O	TANNER /MICROWIND - (AREA EFFICEINT)	VLSI/2016
112	JPV16112	An Add-On Type Real-Time Jitter Tolerance Enhancer for Digital Communication Receivers	TANNER /MICROWIND – (AREA EFFICEINT)	VLSI/2016
113	JPV16113	SRAM-Based Unique Chip Identifier Techniques	TANNER /MICROWIND – (AREA EFFICEINT)	VLSI/2016

More titles will be updated soon. For updated titles and other details visit: <a href="www.jpinfotech.org">www.jpinfotech.org</a> or <a href="www.jpinfotech.blogspot.com">www.jpinfotech.blogspot.com</a>



www.jpinfotech.org (0)9952649690

Chennai Office: JP INFOTECH, Old No.31, New No. 86, 1st Floor, 1st Avenue, Ashok Pillar, Chennai-83.

Landmark: Next to Kotak Mahendra Bank.

Pondicherry Office: JP INFOTECH, #45, Kamaraj Salai, Thattanchavady, Puducherry Landmark: Next to VVP Nagar Arch.

ipinfotechprojects@gmail.com

#### PROJECT SUPPORT TO REGISTERED STUDENTS:

- 1) IEEE Base paper.
- 2) Abstract Document.
- 3) Future Enhancement (based on Requirement).
- 4) Modified Title / Modified Abstract (based on Requirement).
- 5) Complete Source Code/Simulation File/ Hardware Kit.
- 6) How to Run execution help file.
- 7) Software Packages
- 8) International Conference / International Journal Publication based on your project.

#### **OUR OTHER SALIENT FEATURES:**

- Number 1 Project Master in Pondicherry/Puducherry & Chennai.
- Guided more than 20,000 students.
- Successfully conducted more than 20 International Conferences in all over South India from 2013 to 2016.
- For the academic year **2016- 2017**, we have Signed MoU with 15 Engineering Colleges in all over South India to Conduct International Conferences in academic year 2016 2017.



### www.jpinfotech.org (0)9952649690

Chennai Office: JP INFOTECH, Old No.31, New No. 86, 1st Floor, 1st Avenue, Ashok Pillar, Chennai - 83.

Landmark: Next to Kotak Mahendra Bank.

Pondicherry Office: JP INFOTECH, #45, Kamaraj Salai, Thattanchavady, Puducherry Landmark: Next to VVP Nagar Arch.

- Articles Published than 2000 Research of Our more Ph.D./M.Phil/ME/M.Tech./BE/B.Tech. Students in Leading International Conferences and International Journals from 2013 to 2016.
- For the year 2015-2016 Recognized and Awarded from the following colleges:
  - "K.S.R. College of Engineering"
  - "Vetri Vinayaha College Of Engineering And Technology"
  - "SKR Engineering College"
  - "Sree Sastha Institute of Engineering and Technology"
  - "Jaya Engineering College"
- For the year 2014-2015 Recognized and Awarded from the following colleges:
  - "V.P.Muthaiah Pillai Meenakshi Ammal Engineering College for Women"
  - "Muthayammal Arts and Science College"
  - "Sri Raaja Raajan College of Engineering and Technology"
  - "Latha Mathavan Engineering College"
  - "SKR engineering college"
  - "Dr Pauls Engineering College"
  - "Jaya Engineering College"
  - "Jain College of Engineering"



www.jpinfotech.org

(0)9952649690

Chennai Office: JP INFOTECH, Old No.31, New No. 86, 1st Floor, 1st Avenue, Ashok Pillar, Chennai-83.

Landmark: Next to Kotak Mahendra Bank.

Pondicherry Office: JP INFOTECH, #45, Kamaraj Salai, Thattanchavady, Puducherry Landmark: Next to VVP Nagar Arch.

ipinfotechprojects@gmail.com

- For the year 2013- 2014 Recognized and Awarded from "PONDICHERRY UNIVERSITY", "Paavai College of Engg", "Arjun College of Technology" and many leading institutions.
- Recognized and published article about JP INFOTECH and our director in "THE HINDU", "DINAKARAN" and many more newspapers and Media.
- Leaders with more than 8+ years of experience
- We assist and guarantee you to publish a paper on your project in INTERNATIONAL JOURNAL PUBLICATIONS / INTERNATIONAL CONFERENCE PUBLICATIONS.
- We provide REVIEW DOCUMENTS AND PPTS for each review
- NO FALSE PROMISES
- 100% Assurance for Project Execution
- 100% LIVE EXPLANATION
- VIVA-VOCE QUESTIONS & ANSWERS
- VALID TRAINEE CERTIFICATION (ISO Certification)
- 100% PLACEMENT SUPPORT
- Own Projects are also welcomed.

So don't wait any more!!! Join us and be a part of us. Walk-in to our Office OR E-mail us your requirements and Register your projects.

For any queries Contact:





www.jpinfotech.org (0)9952649690

Chennai Office: JP INFOTECH, Old No.31, New No. 86, 1st Floor, 1st Avenue, Ashok Pillar, Chennai-83.

Landmark : Next to Kotak Mahendra Bank.

Pondicherry Office : JP INFOTECH , #45 , Kamaraj Salai, Thattanchavady, Puducherry

Landmark : Next to VVP Nagar Arch.

jpinfotechprojects@gmail.com

**R.JAYAPRAKASH** BE,MBA,M.Tech., (Ph.D.)

Managing Director

www.jpinfotech.blogspot.com www.jpinfotech.org

**FOLLOW** 

US

ON

**FACEBOOK** 

 $\widehat{a}$ 

https://www.facebook.com/jpinfotechresearch

### MOBILE: (0)9952649690

**Chennai Office:** JP INFOTECH, Old No.31, New No.86, 1<sup>st</sup> Floor, 1<sup>st</sup> Avenue, Ashok Pillar, Chennai – 83. Landmark: Next to Kotak Mahendra Bank / Bharath Scans.

Landline: (044) - 43012642 / Mobile: (0)9952649690

**Pondicherry Office:** JP INFOTECH, #45, Kamaraj Salai, Thattanchavady, Puducherry – 9. Landmark: Opp. To Thattanchavady Industrial Estate & Next to VVP Nagar Arch.

Landline: (0413) - 4300535 / Mobile: (0)9952649690

